Ð þí¹¡8­à( Á­¨-hardkernel,rk3326-odroid-go2rockchip,rk3326 +7ODROID-GO Advancealiases=/ethernet@ff360000G/i2c@ff180000L/i2c@ff190000Q/i2c@ff1a0000V/i2c@ff1b0000[/serial@ff030000c/serial@ff158000k/serial@ff160000s/serial@ff168000{/serial@ff170000ƒ/serial@ff178000‹/spi@ff1d0000�/spi@ff1d8000•/mmc@ff370000cpus+cpu@0šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø cpu@1šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø cpu@2šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø  cpu@3šcpuarm,cortex-a35¦ªpsci¸¿ÎÞZø  idle-statespscicpu-sleeparm,idle-state,=Txeúu„cluster-sleeparm,idle-state,=T�eôuÐopp-table-0operating-points-v2†opp-600000000‘#ÃF ˜~ð~ð™p¦œ@·opp-816000000‘0£, ˜��™p¦œ@opp-1008000000‘<Ü ˜íØíØ™p¦œ@opp-1200000000‘G†Œ ˜Ö Ö ™p¦œ@opp-1296000000‘M?d ˜™p™p™p¦œ@arm-pmuarm,cortex-a35-pmu0ÃdefgÎ display-subsystemrockchip,display-subsystemá çokayexternal-gmac-clock fixed-clockîúð€ þgmac_clkinpsci arm,psci-1.0±smctimerarm,armv8-timer0à   thermal-zonessoc-thermal4èBîT tripstrip-point-0dppСpassivetrip-point-1dLpСpassive soc-critdÁ8pÐ ¡criticalcooling-mapsmap0{  €ÿÿÿÿÿÿÿÿ�map1{  €ÿÿÿÿÿÿÿÿ�gpu-thermald4èT xin24m fixed-clockîn6þxin24mkpower-management@ff000000$rockchip,px30-pmusysconsimple-mfd¦ÿpower-controllerrockchip,px30-power-controllerœ+mpower-domain@5¦¸<°œpower-domain@7¦¸÷;°œpower-domain@9¦  ¸²C@?°œpower-domain@10¦ @¸þÿ978:°œpower-domain@11¦ ¸¯ôK°œpower-domain@12¦ X¸·µ¶–—ýûüD56°œpower-domain@13¦ (¸³´ùú3° !œpower-domain@14¦¸I°"œsyscon@ff010000'rockchip,px30-pmugrfsysconsimple-mfd¦ÿ+–io-domains$rockchip,px30-pmu-io-voltage-domainçokay·#Å#reboot-modesyscon-reboot-modeÓÚRBÃêRBà øRBÃRBÃRBÃserial@ff030000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ ø$$baudclkapb_pclk*%%/txrx9CPdefault ^&'( çdisabledi2s@ff060000rockchip,px30-i2s-tdm¦ÿ à ¸mclk_txmclk_rxhclk*%%/txrxh)u„¿ |tx-mrx-mPdefault0^*+,-./012345ˆ çdisabledi2s@ff070000&rockchip,px30-i2srockchip,rk3066-i2s¦ÿ à ¸i2s_clki2s_hclk*%%/txrxPdefault^6789ˆçokayªi2s@ff080000&rockchip,px30-i2srockchip,rk3066-i2s¦ÿ øi2s_clki2s_hclk*%%/txrxPdefault^:;<=ˆ çdisabledinterrupt-controller@ff131000 arm,gic-400™ª@¦ÿÿ ÿ@ ÿ`  à syscon@ff140000$rockchip,px30-grfsysconsimple-mfd¦ÿ+)io-domains rockchip,px30-io-voltage-domainçokay¿>Í?Û>é>÷>>lvdsrockchip,px30-lvds@dphyh)"lvds çdisabledports+port@0¦+endpoint@0¦2A“serial@ff158000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ€ øIbaudclkapb_pclk*%%/txrx9CPdefault^BCçokayserial@ff160000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ øJbaudclkapb_pclk*%%/txrx9CPdefault^Dçokayserial@ff168000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ€ øKbaudclkapb_pclk*%%/txrx9CPdefault ^EFG çdisabledserial@ff170000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ øLbaudclkapb_pclk*%% /txrx9CPdefault ^HIJ çdisabledserial@ff178000$rockchip,px30-uartsnps,dw-apb-uart¦ÿ€ øMbaudclkapb_pclk*% % /txrx9CPdefault ^KLM çdisabledi2c@ff180000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸N i2cpclk ÃPdefault^N+çokayî€BZpmic@20rockchip,rk817¦  Oà þrk808-clkout1xin32kmclk¸Pdefault^PQqˆR‹R—R£R¯R»RÇRÓR©regulatorsDCDC_REG1 ßvdd_logicî~ðŒ0q3G‰regulator-state-memYq~ðDCDC_REG2ßvdd_armî~ð™pq3Gregulator-state-mem�q~ðDCDC_REG3ßvcc_ddr3Gregulator-state-memYDCDC_REG4ßvcc_3v3î2Z 2Z 3G>regulator-state-mem�q2Z LDO_REG2ßvcc_1v8îw@w@3Gjregulator-state-memYqw@LDO_REG3ßvdd_1v0îB@B@3Gregulator-state-memYqB@LDO_REG4 ßvcc3v3_pmuî2Z 2Z 3G#regulator-state-memYq2Z LDO_REG5 ßvccio_sdîw@2Z 3G?regulator-state-memYq2Z LDO_REG6ßvcc_sdî2Z 2Z Gvregulator-state-memYq2Z LDO_REG7ßvcc_blî2Z 2Z £regulator-state-mem�q2Z LDO_REG8ßvcc_lcdî*¹€*¹€Žregulator-state-mem�q*¹€LDO_REG9ßvcc_camî-ÆÀ-ÆÀregulator-state-mem�q-ÆÀBOOST ßusb_miduîLK@ReÀ3G«charger¦S¸'Û“à† codec(i2c@ff190000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸O i2cpclk ÃPdefault^T+çokayî€i2c@ff1a0000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸P i2cpclk à Pdefault^U+ çdisabledi2c@ff1b0000&rockchip,px30-i2crockchip,rk3399-i2c¦ÿ¸ Q i2cpclk à Pdefault^V+ çdisabledspi@ff1d0000&rockchip,px30-spirockchip,rk3066-spi¦ÿ ø$Uspiclkapb_pclk*% % /txrxPdefault^WXYZ+ çdisabledspi@ff1d8000&rockchip,px30-spirockchip,rk3066-spi¦ÿ€ ø%Vspiclkapb_pclk*%%/txrxPdefault^[\]^_+ çdisabledwatchdog@ff1e0000rockchip,px30-wdtsnps,dw-wdt¦ÿ¸[ Ã% çdisabledpwm@ff200000&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ ¸"S pwmpclkPdefault^`E çdisabledpwm@ff200010&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ ¸"S pwmpclkPdefault^aEçokay¤pwm@ff200020&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ ¸"S pwmpclkPdefault^bE çdisabledpwm@ff200030&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ 0¸"S pwmpclkPdefault^cE çdisabledpwm@ff208000&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ €¸#T pwmpclkPdefault^dE çdisabledpwm@ff208010&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ €¸#T pwmpclkPdefault^eE çdisabledpwm@ff208020&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ € ¸#T pwmpclkPdefault^fE çdisabledpwm@ff208030&rockchip,px30-pwmrockchip,rk3328-pwm¦ÿ €0¸#T pwmpclkPdefault^gE çdisabledtimer@ff210000*rockchip,px30-timerrockchip,rk3288-timer¦ÿ! øY& pclktimerdma-controller@ff240000arm,pl330arm,primecell¦ÿ$@ÃP¸» apb_pclkg%tsadc@ff280000rockchip,px30-tsadc¦ÿ( Ã$r,‚ÃP¸,Xtsadcapb_pclku¨ |tsadc-apbh)—ÔÀPinitdefaultsleep^h®i¸hÂçokay saradc@ff288000,rockchip,px30-saradcrockchip,rk3399-saradc¦ÿ(€ ÃTظ-Wsaradcapb_pclku¥ |saradc-apbçokayêj¢nvmem@ff290000rockchip,px30-otp¦ÿ)@¸/Zaotpapb_pclkphyu´|phy+id@7¦cpu-leakage@17¦performance@1e¦öclock-controller@ff2b0000rockchip,px30-cru¦ÿ+ ¸k$ xin24mgpllh)û@r«°ðõ@I ‚FÏq ë ëÂðÑ€ðÑ€õá ëÂf@clock-controller@ff2bc000rockchip,px30-pmucru¦ÿ+À¸kxin24mh)ûr$$$ ‚G†Œõጺ€$syscon@ff2c0000,rockchip,px30-usb2phy-grfsysconsimple-mfd¦ÿ,+usb2phy@100rockchip,px30-usb2phy¦ ¸$ phyclkrl þusb480m_phyçokaylhost-port ÃD *linestateçokayootg-port$ÃBA@*otg-bvalidotg-idlinestate çdisablednphy@ff2e0000rockchip,px30-dsi-dphy¦ÿ.¸$ E refpclku>|apb:m çokay@phy@ff2f0000rockchip,px30-csi-dphy¦ÿ/@¸Fpclk:m u/|apbh) çdisabled•usb@ff3000000rockchip,px30-usbrockchip,rk3066-usbsnps,dwc2¦ÿ0 Ã>¸otgHotgPbq€€@ n usb2-phy:mçokayusb@ff340000 generic-ehci¦ÿ4 Ã<¸ousb:m çdisabledusb@ff350000 generic-ohci¦ÿ5 Ã=¸ousb:m çdisabledethernet@ff360000rockchip,px30-gmac¦ÿ6 Ã+*macirq@¸>??@A²CL[stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speedh)€rmiiPdefault^pq:m u^ |stmmaceth çdisabledmmc@ff370000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¦ÿ7@ Ã6 ¸÷;CDbiuciuciu-driveciu-sample‰“žðÑ€Pdefault^rstu:mçokay¬½È ÏOØåòÿ v?mmc@ff380000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¦ÿ8@ Ã7 ¸ÿ8EFbiuciuciu-driveciu-sample‰“žðÑ€Pdefault ^wxy:m  çdisabledmmc@ff390000.rockchip,px30-dw-mshcrockchip,rk3288-dw-mshc¦ÿ9@ Ã5 ¸9GHbiuciuciu-driveciu-sample‰“žðÑ€Pdefault ^z{|:m  çdisabledspi@ff3a0000 rockchip,sfc¦ÿ:@ Ã8¸:clk_sfchclk_sfc ^}~Pdefault:m çokay+flash@0jedec,spi-nor¦&oó8Inand-controller@ff3b0000rockchip,px30-nfc¦ÿ;@ Ã9¸þ7ahbnfcr7‚ðÑ€Pdefault ^€�‚ƒ„…†‡:m  çdisabledopp-table-1operating-points-v2ˆopp-200000000‘ ë˜~ðopp-300000000‘ᣘà˜opp-400000000‘ׄ˜�opp-480000000‘œ8˜*ˆgpu@ff400000$rockchip,px30-maliarm,mali-bifrost¦ÿ@@$Ã/.- *jobmmugpu¸I¿:møˆçokayZ‰video-codec@ff442000rockchip,px30-vpu¦ÿD ÃPO *vepuvdpu¸¯ô aclkhclkfŠ:m iommu@ff442800rockchip,iommu¦ÿD( ÃQ¸¯ô aclkifacem:m Šdsi@ff450000(rockchip,px30-mipi-dsisnps,dw-mipi-dsi¦ÿE ÃK¸Dpclk@dphy:m u=|apbh)+çokayports+port@0¦+endpoint@0¦2‹’port@1¦endpoint2Œ�panel@0elida,kd35t133¦z�„Ž ‘��¦Žportendpoint2�Œvop@ff460000rockchip,px30-vop-big¦ÿFü ÃM¸µ–ûaclk_vopdclk_vophclk_vopu345 |axiahbdclkf‘:m çokayport+ endpoint@0¦2’‹endpoint@1¦2“Aiommu@ff460f00rockchip,iommu¦ÿF ÃM¸µû aclkiface:m mçokay‘isp@ff4a0000rockchip,px30-cif-isp¦ÿJ€$ÃFIJ *ispmimipi ¸3´ú_ispaclkhclkpclkf”•dphy:m  çdisabledports+port@0¦+iommu@ff4a8000rockchip,iommu¦ÿJ€ ÃF¸´ú aclkiface:m ±m”qos@ff518000rockchip,px30-qossyscon¦ÿQ€ qos@ff520000rockchip,px30-qossyscon¦ÿR "qos@ff52c000rockchip,px30-qossyscon¦ÿRÀ qos@ff538000rockchip,px30-qossyscon¦ÿS€ qos@ff538080rockchip,px30-qossyscon¦ÿS€€ qos@ff538100rockchip,px30-qossyscon¦ÿS� qos@ff538180rockchip,px30-qossyscon¦ÿS�€ qos@ff540000rockchip,px30-qossyscon¦ÿT qos@ff540080rockchip,px30-qossyscon¦ÿT€ qos@ff548000rockchip,px30-qossyscon¦ÿT€ qos@ff548080rockchip,px30-qossyscon¦ÿT€€ qos@ff548100rockchip,px30-qossyscon¦ÿT� qos@ff548180rockchip,px30-qossyscon¦ÿT�€  qos@ff548200rockchip,px30-qossyscon¦ÿT‚ !qos@ff550000rockchip,px30-qossyscon¦ÿU qos@ff550080rockchip,px30-qossyscon¦ÿU€ qos@ff550100rockchip,px30-qossyscon¦ÿU qos@ff550180rockchip,px30-qossyscon¦ÿU€ qos@ff558000rockchip,px30-qossyscon¦ÿU€ qos@ff558080rockchip,px30-qossyscon¦ÿU€€ pinctrlrockchip,px30-pinctrlh)Ì–+Ùgpio@ff040000rockchip,gpio-bank¦ÿ ø$àðª™Ogpio@ff250000rockchip,gpio-bank¦ÿ% ø\à𪙦gpio@ff260000rockchip,gpio-bank¦ÿ& ø]à𪙧gpio@ff270000rockchip,gpio-bank¦ÿ' ø^àðª™�pcfg-pull-upü™pcfg-pull-down  pcfg-pull-none ˜pcfg-pull-none-2ma  %pcfg-pull-up-2maü %pcfg-pull-up-4maü %špcfg-pull-none-4ma  %pcfg-pull-down-4ma  %pcfg-pull-none-8ma  %�pcfg-pull-up-8maü %›pcfg-pull-none-12ma  % Ÿpcfg-pull-up-12maü % žpcfg-pull-none-smt  4—pcfg-output-high Ipcfg-output-low U¡pcfg-input-highü `œpcfg-input `i2c0i2c0-xfer m— —Ni2c1i2c1-xfer m——Ti2c2i2c2-xfer m——Ui2c3i2c3-xfer m — —Vtsadctsadc-otp-pin m˜htsadc-otp-out m˜iuart0uart0-xfer m ™ ™&uart0-cts m ˜'uart0-rts m ˜(uart1uart1-xfer m™™Buart1-cts m˜Cuart1-rts m˜uart2-m0uart2m0-xfer m™™uart2-m1uart2m1-xfer m ™™Duart3-m0uart3m0-xfer m™™uart3m0-cts m˜uart3m0-rts m˜uart3-m1uart3m1-xfer m™™Euart3m1-cts m ˜Fuart3m1-rts m ˜Guart4uart4-xfer m™™Huart4-cts m˜Iuart4-rts m˜Juart5uart5-xfer m™™Kuart5-cts m˜Luart5-rts m˜Mspi0spi0-clk mšWspi0-csn mšXspi0-miso m šYspi0-mosi m šZspi0-clk-hs m›spi0-miso-hs m ›spi0-mosi-hs m ›spi1spi1-clk mš[spi1-csn0 m š\spi1-csn1 m š]spi1-miso mš^spi1-mosi m š_spi1-clk-hs m›spi1-miso-hs m›spi1-mosi-hs m ›pdmpdm-clk0m0 m˜pdm-clk0m1 m˜pdm-clk1 m˜pdm-sdi0m0 m˜pdm-sdi0m1 m˜pdm-sdi1 m˜pdm-sdi2 m˜pdm-sdi3 m˜pdm-clk0m0-sleep mœpdm-clk0m1-sleep mœpdm-clk1-sleep mœpdm-sdi0m0-sleep mœpdm-sdi0m1-sleep mœpdm-sdi1-sleep mœpdm-sdi2-sleep mœpdm-sdi3-sleep mœi2s0i2s0-8ch-mclk m˜i2s0-8ch-sclktx m˜*i2s0-8ch-sclkrx m ˜+i2s0-8ch-lrcktx m˜,i2s0-8ch-lrckrx m ˜-i2s0-8ch-sdo0 m˜.i2s0-8ch-sdo1 m˜0i2s0-8ch-sdo2 m˜2i2s0-8ch-sdo3 m˜4i2s0-8ch-sdi0 m˜/i2s0-8ch-sdi1 m ˜1i2s0-8ch-sdi2 m ˜3i2s0-8ch-sdi3 m˜5i2s1i2s1-2ch-mclk m˜Qi2s1-2ch-sclk m˜6i2s1-2ch-lrck m˜7i2s1-2ch-sdi m˜8i2s1-2ch-sdo m˜9i2s2i2s2-2ch-mclk m˜i2s2-2ch-sclk m˜:i2s2-2ch-lrck m˜;i2s2-2ch-sdi m˜<i2s2-2ch-sdo m˜=sdmmcsdmmc-clk m�rsdmmc-cmd m›ssdmmc-det m›tsdmmc-bus1 m›sdmmc-bus4@ m››››usdiosdio-clk m˜ysdio-cmd m™xsdio-bus4@ m™™™™wemmcemmc-clk m �zemmc-cmd m ›{emmc-rstnout m ˜emmc-bus1 m›emmc-bus4@ m››››emmc-bus8€ m››››››››|flashflash-cs0 m˜ƒflash-rdy m ˜…flash-dqs m ˜‡flash-ale m ˜€flash-cle m ˜‚flash-wrn m ˜†flash-csl m˜flash-rdn m˜„flash-bus8€ mžžžžžžžž�sfcsfc-bus4@ m˜˜˜˜sfc-bus2 m˜˜sfc-cs0 m˜~sfc-clk m ˜}lcdclcdc-rgb-dclk-pin mŸlcdc-rgb-m0-hsync-pin mŸlcdc-rgb-m0-vsync-pin mŸlcdc-rgb-m0-den-pin mŸlcdc-rgb888-m0-data-pins€ m���� � � ���� � �������������lcdc-rgb666-m0-data-pins m���� � � ���� � �������lcdc-rgb565-m0-data-pins m���� � � ���� � �����lcdc-rgb888-m1-data-pins m�� � � �������������lcdc-rgb666-m1-data-pins° m�� � � �������lcdc-rgb565-m1-data-pins� m�� � � �����pwm0pwm0-pin m˜`pwm1pwm1-pin m˜apwm2pwm2-pin m ˜bpwm3pwm3-pin m˜cpwm4pwm4-pin m˜dpwm5pwm5-pin m˜epwm6pwm6-pin m˜fpwm7pwm7-pin m˜ggmacrmii-pins� mŸŸŸ˜˜˜˜˜ ˜pmac-refclk-12ma m Ÿqmac-refclk m ˜cif-m0cif-clkout-m0 m ˜dvp-d2d9-m0À m˜˜˜˜˜˜˜˜˜ ˜ ˜ ˜dvp-d0d1-m0 m ˜˜d10-d11-m0 m˜˜cif-m1cif-clkout-m1 m˜dvp-d2d9-m1À m˜˜˜˜ ˜ ˜˜˜˜˜˜˜dvp-d0d1-m1 m˜˜d10-d11-m1 m˜˜ispisp-prelight m˜btnsbtn-pins m™™™™ ™ ™™™™™™™™™™™¥headphonehp-det m ledsblue-led-pin m˜¨pmicdc-det m ˜pmic-int m ™Psoc_slppin_gpio m¡soc_slppin_rst m˜soc_slppin_slp m˜chosen {serial2:115200n8adc-joystick adc-joystick ‡¢¢+axis@0¦ “  œ  ¥¬ ¯axis@1¦ “  œ  ¥/ ¯backlightpwm-backlight º£ Ǥa¨�batterysimple-battery Ì-ÆÀ î“à „€ 0@@ V¿  }>�  š5gà ·¨ Ì=Àfd=€_<‹œZ;ÐNU;UBP:íZK:vôF9øZA9~<9'r78Ý28¢Ž-8hP(8=#8F7äÊ7¯¾7x<70˜ 6Ðø6‰šSgpio-keys gpio-keysPdefault^¥button-sw1 Ò¦  áDPAD-UP ¯ button-sw2 Ò¦  áDPAD-DOWN ¯!button-sw3 Ò¦ áDPAD-LEFT ¯"button-sw4 Ò¦ áDPAD-RIGHT ¯#button-sw5 Ò¦ áBTN-A ¯1button-sw6 Ò¦ áBTN-B ¯0button-sw7 Ò¦ áBTN-Y ¯4button-sw8 Ò¦ áBTN-X ¯3button-sw9 Ò§ áF1 ¯Àbutton-sw10 Ò§ áF2 ¯Ábutton-sw11 Ò§ áF3 ¯Âbutton-sw12 Ò§ áF4 ¯Ãbutton-sw13 Ò§ áF5 ¯Äbutton-sw14 Ò§ áF6 ¯Åbutton-sw15 Ò§ áTOP-LEFT ¯6button-sw16 Ò§ áTOP-RIGHT ¯7gpio-leds gpio-ledsPdefault^¨led-0 áblue:heartbeat ÒO çheartbeatrk817-soundsimple-audio-card ýAnalog i2s -§ K9 eMicrophoneMic JackHeadphoneHeadphonesSpeakerSpeaker; MICLMic JackHeadphonesHPOLHeadphonesHPORSpeakerSPKOsimple-audio-card,codec ™©simple-audio-card,cpu ™ªvccsysregulator-fixed ßvcc3v8_sys3î9ûÀ9ûÀRvcc_hostregulator-fixed ßvcc_hostîLK@LK@ FO £3G ¶« compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4serial5spi0spi1mmc0device_typeregenable-methodclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityportsstatusclock-frequencyclock-output-names#clock-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontribution#power-domain-cellspm_qospmuio1-supplypmuio2-supplyoffsetmode-bootloadermode-fastbootmode-loadermode-normalmode-recoveryclock-namesdmasdma-namesreg-shiftreg-io-widthpinctrl-namespinctrl-0rockchip,grfresetsreset-names#sound-dai-cells#interrupt-cellsinterrupt-controllervccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplyphysphy-namesrockchip,outputremote-endpointi2c-scl-falling-time-nsi2c-scl-rising-time-nswakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyvcc7-supplyvcc8-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvoltregulator-off-in-suspendmonitored-batteryrockchip,resistor-sense-micro-ohmsrockchip,sleep-enter-current-microamprockchip,sleep-filter-current-microamprockchip,mic-in-differential#pwm-cellsarm,pl330-periph-burst#dma-cellsassigned-clocksassigned-clock-ratesrockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cells#io-channel-cellsvref-supplybits#reset-cellsassigned-clock-parents#phy-cellsinterrupt-namespower-domainsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy-modebus-widthfifo-depthmax-frequencycap-sd-highspeedcard-detect-delaycd-gpiossd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplyspi-max-frequencyspi-rx-bus-widthspi-tx-bus-widthmali-supplyiommus#iommu-cellsbacklightiovcc-supplyreset-gpiosrotationvdd-supplyrockchip,disable-mmu-resetrockchip,pmurangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsabs-flatabs-fuzzabs-rangelinux,codepower-supplypwmscharge-full-design-microamp-hourscharge-term-current-microampconstant-charge-current-max-microampconstant-charge-voltage-max-microvoltfactory-internal-resistance-micro-ohmsvoltage-max-design-microvoltvoltage-min-design-microvoltocv-capacity-celsiusocv-capacity-table-0labellinux,default-triggersimple-audio-card,namesimple-audio-card,formatsimple-audio-card,hp-det-gpiosimple-audio-card,mclk-fssimple-audio-card,widgetssimple-audio-card,routingsound-daienable-active-highvin-supply